

# EE 391 (All Sections)

## Midterm Examination

Tuesday, October 31, 2006

Time Allowed: 2 Hours

Materials allowed: Laboratory Notebooks, Calculators

### Instructions:

- Answer all questions in the space provided (use page backs for rough work if necessary)
- State your assumptions; show all relevant work. Box, circle or otherwise highlight your answers where appropriate. For multiple choice, circle the correct answer.
- *Put your name and student number on each page; (we may separate them for marking purposes)*
- Refer to the last page for relevant product data when required
- Weighting for each question is indicated in the left margin (Total marks: 120)

(Marker's use only.)

S. L.	Noise	Op A	Fourier	2 <sup>nd</sup> Ord	FET	Total
15 /20	/21	/19	/20	/20	/20	85 /120


Name: Craig Bloch-Hansen

Student Number: 10147742

Timing in Sequential Logic

Q1.1) In general, a ring of N inverters with an average propagation delay of  $t_p$ , will oscillate with a frequency of  $\frac{1}{2Nt_p}$  and a period of  $2Nt_p$ . N must be odd (circle one) number of inverters.


Q1.2) Consider the basic inverter circuit shown below driven by a 10kHz TTL square wave from the signal generator.



The oscilloscope trace of the input and output waveforms are shown at right. Determine the values of the following parameters *if shown*, and label them on the 'scope figure.

[6]


- i)  $t_r$  ~~300 ns~~
- ii)  $t_f$  ~~150 ns~~
- iii)  $t_{PLH}$  ~~400 ns~~
- iv)  $t_{PHL}$  Not shown
- v)  $t_{THL}$  ~~50 ns~~
- vi)  $t_{TLH}$  ~~200 ns~~



4


Q1.3) Design a simple astable oscillator using a single 4069 Hex-inverter chip so that it could be used as a clock source for a counter circuit. Show *all* the necessary wiring connections on the drawing below. Design for a clock frequency of approximately 2.35MHz (Assuming "typical" operation).

[8]  $f = 2.35\text{MHz}$      $T = \frac{1}{f} = 42.5\text{ns}$      $t_p \approx 45\text{ns} @ +5\text{V}$   
 $f = 2\text{MHz}$   
 $42.5 = 2 \times N(45.5)$   
 $N = 5$  (must be odd # to oscillate)



Q1.4) Indicate the correct placement of a bypass diode on the simple transistor inverter shown in the accompanying diagram.

[1]



Q1.5) Why is propagation delay reduced with a speed-up capacitor?

[1] The capacitor sucks off carriers from the base as the capacitor is charged and it helps de saturate the transistor.

Q1.6) The large capacitance associated with a 1:1 probe causes a increase / decrease propagation delay resulting in a higher / lower oscillating frequency (circle the correct response).


[1]

11

Noise Sources and Virtual Instruments

Q2.1) a)

Calculate the Noise Factor and Noise Figure for the op-amp-based amplifier shown at right if the noise observed at the output of the amp with a HP3580A Spectrum Analyzer is -85.5dBV. There were no other components connected to the input at the time of measurement. The resolution bandwidth of the Analyzer was set to 100Hz and the temperature is 300<sup>0</sup>K. You can assume that the noise current density for the op amp



is  $i_n = .01 \text{ pA} / \sqrt{\text{Hz}}$ .

[7]  $V_{rms_o} = 53.1 \mu\text{V} = \sqrt{N_A + N_i}$   $N_i = 1.28 \times 10^{-10} \sqrt{R_{AF}}$   
 $= 1.28 \times 10^{-10} \sqrt{100k \times 100}$   
 $= 0.404 \mu\text{V}$

Noise factor  $\times \frac{53.1 \mu\text{V}}{0.404 \mu\text{V}} = \underline{131}$

Noise figure =  $10 \cdot \log(\text{Noise factor})$   
 $= \underline{21.2}$

3

b)

How does this compare to the noise factors/figures you calculated for the amplifiers you tested in the lab? Is this a better or poorer amplifier from a noise perspective?

*These are smaller than our noise factors/figures. This is a better amplifier from a noise perspective.*

2

Q2.2) When measuring the noise from an external resistor, you note a reading on the spectrum analyzer of -71dBV. While you are recording the reading in your log book, your partner changes the resolution bandwidth to 30Hz and the reading changes to -76.3dB. What resolution bandwidth was selected before?

[4]  $30 \times 5 = \underline{150 \text{ Hz}}$

$V_{ne}^2 = 4kT R_{AF} = \text{in } V_{nf} \text{ by } 5 \uparrow \text{ in } \text{dB by } 5.$

2

Q2.3) A 50kΩ resistor is connected to the terminals of the HP 3580A Spectrum Analyzer. With the resolution bandwidth set to 100Hz, you observe a reading of -127dBV. What is the noise floor of the spectrum analyzer? Assume that the temperature conditions are approximately 300<sup>0</sup>K, and the reading is taken at a low enough frequency so the internal capacitance of the analyzer is not a factor.

[4]  $V_{rms} = 1.28 \times 10^{-10} \sqrt{R_{AF}}$   
 $V_{rms} = 1.28 \times 10^{-10} \sqrt{50k \times 100}$   
 $= 90.5 \times 10^{-9}$

$20 \cdot \log(90.5 \times 10^{-9}) = \underline{\underline{-140.9 \text{ dB}}}$

1

8

